Classification of the invalid executions of the ARM model |
In this note we classify the execution that are forbidden by the (original) ARM model, yet observed on hardware, or invalid executions. We use the classification of invalid states of the original model defined here.
The following two tables give the number of invalid tests and executions by batch. For instance the S batch gathers 3828 tests (4942960 executions), of which 589 (21547 executions) invalidate the ARM model. One may observe that the sum of batch size as number of executions (Row “Sum”) equals the number of all invalid executions (Row “All” in the right table below).
The ALL table gathers all invalid executions, with links to the relevant, more specific, batches on a test by test basis.
This document was translated from LATEX by HEVEA.