Thu Dec 31 08:51:19 CET 2009
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for ./src/podrw000.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
PPC
podrw000
"Wse SyncdWW Rfe PodRW"
{0:r2=y; 0:r4=x; 1:r2=x; 1:r4=y;}
P0 | P1 ;
li r1,2 | lwz r1,0(r2) ;
stw r1,0(r2) | li r3,1 ;
sync | stw r3,0(r4) ;
li r3,1 | ;
stw r3,0(r4) | ;
exists (y=2 /\ 1:r1=1)
Generated assembler
_litmus_P0_0_: li r11,2
_litmus_P0_1_: stw r11,0(r9)
_litmus_P0_2_: sync
_litmus_P0_3_: li r10,1
_litmus_P0_4_: stw r10,0(r2)
_litmus_P1_0_: lwz r8,0(r9)
_litmus_P1_1_: li r10,1
_litmus_P1_2_: stw r10,0(r2)
Test podrw000 Allowed
Histogram (3 states)
36400581:>1:r1=0; y=2;
39006856:>1:r1=0; y=1;
4592563:>1:r1=1; y=1;
No
Witnesses
Positive: 0, Negative: 80000000
Condition exists (y=2 /\ 1:r1=1) is NOT validated
Hash=cdbca6b42640c1c580bfff55409bff0a
Cycle=Wse SyncdWW Rfe PodRW
Relax podrw000 No PodRW
Safe=Wse BCSyncdWW
Time podrw000 49.20
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for ./src/podrw001.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
PPC
podrw001
"Wse SyncdWW Rfe PodRW Wse SyncdWW Rfe PodRW"
{0:r2=a; 0:r4=x; 1:r2=x; 1:r4=y; 2:r2=y; 2:r4=z; 3:r2=z; 3:r4=a;}
P0 | P1 | P2 | P3 ;
li r1,2 | lwz r1,0(r2) | li r1,2 | lwz r1,0(r2) ;
stw r1,0(r2) | li r3,1 | stw r1,0(r2) | li r3,1 ;
sync | stw r3,0(r4) | sync | stw r3,0(r4) ;
li r3,1 | | li r3,1 | ;
stw r3,0(r4) | | stw r3,0(r4) | ;
exists (a=2 /\ y=2 /\ 1:r1=1 /\ 3:r1=1)
Generated assembler
_litmus_P0_0_: li r11,2
_litmus_P0_1_: stw r11,0(r9)
_litmus_P0_2_: sync
_litmus_P0_3_: li r10,1
_litmus_P0_4_: stw r10,0(r2)
_litmus_P1_0_: lwz r8,0(r9)
_litmus_P1_1_: li r10,1
_litmus_P1_2_: stw r10,0(r2)
_litmus_P2_0_: li r11,2
_litmus_P2_1_: stw r11,0(r9)
_litmus_P2_2_: sync
_litmus_P2_3_: li r10,1
_litmus_P2_4_: stw r10,0(r2)
_litmus_P3_0_: lwz r8,0(r9)
_litmus_P3_1_: li r10,1
_litmus_P3_2_: stw r10,0(r2)
Test podrw001 Allowed
Histogram (15 states)
308 :>1:r1=1; 3:r1=1; a=1; y=2;
327 :>1:r1=1; 3:r1=1; a=2; y=1;
6560 :>1:r1=0; 3:r1=1; a=2; y=2;
2394 :>1:r1=1; 3:r1=0; a=2; y=2;
317231:>1:r1=1; 3:r1=0; a=1; y=2;
518114:>1:r1=0; 3:r1=1; a=1; y=2;
451517:>1:r1=0; 3:r1=1; a=2; y=1;
5656620:>1:r1=0; 3:r1=1; a=1; y=1;
8922065:>1:r1=0; 3:r1=0; a=2; y=1;
5889491:>1:r1=0; 3:r1=0; a=2; y=2;
5793216:>1:r1=1; 3:r1=0; a=1; y=1;
3294975:>1:r1=0; 3:r1=0; a=1; y=1;
7837490:>1:r1=0; 3:r1=0; a=1; y=2;
337102:>1:r1=1; 3:r1=0; a=2; y=1;
972590:>1:r1=1; 3:r1=1; a=1; y=1;
No
Witnesses
Positive: 0, Negative: 40000000
Condition exists (a=2 /\ y=2 /\ 1:r1=1 /\ 3:r1=1) is NOT validated
Hash=1bf24e0898e097d6dee5319da0f77d12
Cycle=Wse SyncdWW Rfe PodRW Wse SyncdWW Rfe PodRW
Relax podrw001 No PodRW
Safe=Wse BCSyncdWW
Time podrw001 100.38
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for ./src/podrw002.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
PPC
podrw002
"Wse SyncdWW Rfe SyncdRW Rfe PodRW"
{0:r2=z; 0:r4=x; 1:r2=x; 1:r4=y; 2:r2=y; 2:r4=z;}
P0 | P1 | P2 ;
li r1,2 | lwz r1,0(r2) | lwz r1,0(r2) ;
stw r1,0(r2) | sync | li r3,1 ;
sync | li r3,1 | stw r3,0(r4) ;
li r3,1 | stw r3,0(r4) | ;
stw r3,0(r4) | | ;
exists (z=2 /\ 1:r1=1 /\ 2:r1=1)
Generated assembler
_litmus_P0_0_: li r10,2
_litmus_P0_1_: stw r10,0(r9)
_litmus_P0_2_: sync
_litmus_P0_3_: li r11,1
_litmus_P0_4_: stw r11,0(r2)
_litmus_P1_0_: lwz r10,0(r9)
_litmus_P1_1_: sync
_litmus_P1_2_: li r8,1
_litmus_P1_3_: stw r8,0(r2)
_litmus_P2_0_: lwz r10,0(r9)
_litmus_P2_1_: li r8,1
_litmus_P2_2_: stw r8,0(r2)
Test podrw002 Allowed
Histogram (7 states)
63837 :>1:r1=1; 2:r1=0; z=2;
7755 :>1:r1=1; 2:r1=1; z=1;
297636:>1:r1=0; 2:r1=1; z=2;
6515605:>1:r1=0; 2:r1=1; z=1;
6028524:>1:r1=1; 2:r1=0; z=1;
11192902:>1:r1=0; 2:r1=0; z=1;
15893741:>1:r1=0; 2:r1=0; z=2;
No
Witnesses
Positive: 0, Negative: 40000000
Condition exists (z=2 /\ 1:r1=1 /\ 2:r1=1) is NOT validated
Hash=63fda5260d684056b54f65990cd3e6c9
Cycle=Wse SyncdWW Rfe SyncdRW Rfe PodRW
Relax podrw002 No PodRW
Safe=Wse BCSyncdWW BCSyncdRW
Time podrw002 69.84
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for ./src/podrw003.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
PPC
podrw003
"Wse SyncdWW Rfe SyncdRW Rfe SyncdRW Rfe PodRW"
{0:r2=a; 0:r4=x; 1:r2=x; 1:r4=y; 2:r2=y; 2:r4=z; 3:r2=z; 3:r4=a;}
P0 | P1 | P2 | P3 ;
li r1,2 | lwz r1,0(r2) | lwz r1,0(r2) | lwz r1,0(r2) ;
stw r1,0(r2) | sync | sync | li r3,1 ;
sync | li r3,1 | li r3,1 | stw r3,0(r4) ;
li r3,1 | stw r3,0(r4) | stw r3,0(r4) | ;
stw r3,0(r4) | | | ;
exists (a=2 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1)
Generated assembler
_litmus_P0_0_: li r11,2
_litmus_P0_1_: stw r11,0(r9)
_litmus_P0_2_: sync
_litmus_P0_3_: li r10,1
_litmus_P0_4_: stw r10,0(r2)
_litmus_P1_0_: lwz r8,0(r9)
_litmus_P1_1_: sync
_litmus_P1_2_: li r10,1
_litmus_P1_3_: stw r10,0(r2)
_litmus_P2_0_: lwz r8,0(r9)
_litmus_P2_1_: sync
_litmus_P2_2_: li r10,1
_litmus_P2_3_: stw r10,0(r2)
_litmus_P3_0_: lwz r8,0(r9)
_litmus_P3_1_: li r10,1
_litmus_P3_2_: stw r10,0(r2)
Test podrw003 Allowed
Histogram (14 states)
52 :>1:r1=0; 2:r1=1; 3:r1=1; a=2;
100 :>1:r1=1; 2:r1=1; 3:r1=0; a=2;
166 :>1:r1=1; 2:r1=0; 3:r1=1; a=2;
20670 :>1:r1=1; 2:r1=1; 3:r1=0; a=1;
529786:>1:r1=1; 2:r1=0; 3:r1=1; a=1;
30704 :>1:r1=0; 2:r1=1; 3:r1=1; a=1;
483972:>1:r1=0; 2:r1=0; 3:r1=1; a=2;
2342476:>1:r1=0; 2:r1=1; 3:r1=0; a=2;
228765:>1:r1=1; 2:r1=0; 3:r1=0; a=2;
6764312:>1:r1=0; 2:r1=0; 3:r1=1; a=1;
4541944:>1:r1=0; 2:r1=1; 3:r1=0; a=1;
5375635:>1:r1=1; 2:r1=0; 3:r1=0; a=1;
7515123:>1:r1=0; 2:r1=0; 3:r1=0; a=1;
12166295:>1:r1=0; 2:r1=0; 3:r1=0; a=2;
No
Witnesses
Positive: 0, Negative: 40000000
Condition exists (a=2 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1) is NOT validated
Hash=3ecc0c0abdbd62deb73054a63399a7c3
Cycle=Wse SyncdWW Rfe SyncdRW Rfe SyncdRW Rfe PodRW
Relax podrw003 No PodRW
Safe=Wse BCSyncdWW BCSyncdRW
Time podrw003 94.20
$Revision: 3163 $
Parameters
#ifndef SIZE_OF_TEST
#define SIZE_OF_TEST 1000000
#endif
#ifndef NUMBER_OF_RUN
#define NUMBER_OF_RUN 1
#endif
#ifndef N_EXE
#define N_EXE (4 < N ? 1 : 4 / N)
#endif
/* gcc options: -Wall -std=gnu99 */
/* barrier: user */
/* tread start/join: changing */
/* memory: indirect */
/* safer: true */
/* preload: true */
/* para: self */
/* changes: false */
/* speedcheck: false */
/* proc used: 4 */
GCCOPTS="-Wall -std=gnu99 "
LITMUSOPTS=-r 40
Thu Dec 31 08:56:33 CET 2009