Test auto/RW-G+RW-r+RW-C+RW-B+RW-B

LISA auto/RW-G+RW-r+RW-C+RW-B+RW-B
(*
 * Result: Never
 * 
 * Process 0 starts (t=100000).
 * 
 * P0 advances one grace period (t=200000).
 * 
 * P1 advances slightly (t=200002).
 * 
 * P2 advances slightly (t=200004).
 * 
 * P3 advances slightly (t=200006).
 * 
 * P4 advances slightly (t=200008).
 * 
 * Process 0 start at t=100000, process 5 end at t=200008: Cycle forbidden.
 *)
{
}
 P0            | P1              | P2                | P3            | P4            ;
 r[once] r1 x0 | r[once] r1 x1   | r[once] r1 x2     | r[once] r1 x3 | r[once] r1 x4 ;
 f[sync]       | w[release] x2 1 | mov r4 (eq r1 r4) | f[mb]         | f[mb]         ;
 w[once] x1 1  |                 | b[] r4 CTRL2      | w[once] x4 1  | w[once] x0 1  ;
               |                 | w[once] x3 1      |               |               ;
               |                 | CTRL2:            |               |               ;
Observed
    4:r1=0; 3:r1=1; 2:r1=1; 1:r1=1; 0:r1=1;
and 4:r1=1; 3:r1=0; 2:r1=1; 1:r1=1; 0:r1=1;
and 4:r1=0; 3:r1=0; 2:r1=1; 1:r1=1; 0:r1=1;
and 4:r1=1; 3:r1=1; 2:r1=1; 1:r1=1; 0:r1=0;
and 4:r1=0; 3:r1=1; 2:r1=1; 1:r1=1; 0:r1=0;
and 4:r1=1; 3:r1=0; 2:r1=1; 1:r1=1; 0:r1=0;
and 4:r1=0; 3:r1=0; 2:r1=1; 1:r1=1; 0:r1=0;
and 4:r1=0; 3:r1=0; 2:r1=0; 1:r1=1; 0:r1=0;