Test MP+dmb.sy+pos-addr-ctrl-addr

AArch64 MP+dmb.sy+pos-addr-ctrl-addr
"DMB.SYdWW Rfe PosRR DpAddrdR DpCtrldR DpAddrdR Fre"
Cycle=Rfe PosRR DpAddrdR DpCtrldR DpAddrdR Fre DMB.SYdWW
Relax=
Safe=Rfe Fre PosRR DMB.SYdWW DpAddrdR DpCtrldR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.SYdWW Rfe PosRR DpAddrdR DpCtrldR DpAddrdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X5=z; 1:X7=a; 1:X10=x;
}
 P0          | P1                   ;
 MOV W0,#1   | LDR W0,[X1]          ;
 STR W0,[X1] | LDR W2,[X1]          ;
 DMB SY      | EOR W3,W2,W2         ;
 MOV W2,#1   | LDR W4,[X5,W3,SXTW]  ;
 STR W2,[X3] | CBNZ W4,LC00         ;
             | LC00:                ;
             | LDR W6,[X7]          ;
             | EOR W8,W6,W6         ;
             | LDR W9,[X10,W8,SXTW] ;
Observed
    y=1; x=1; 1:X9=1; 1:X2=0; 1:X0=1;
and y=1; x=1; 1:X9=0; 1:X2=0; 1:X0=1;