Test MOREDETOUR0174

…

PPC MOREDETOUR0174
"DpDatadW Rfe DetourRW Wsi Rfi PodRW Rfe"
Cycle=Rfi PodRW Rfe DpDatadW Rfe DetourRW Wsi
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpDatadW Rfe DetourRW Wsi Rfi PodRW Rfe
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r7=x;
2:r2=y;
}
 P0           | P1           | P2           ;
 lwz r1,0(r2) | lwz r1,0(r2) | lwz r1,0(r2) ;
 xor r3,r1,r1 | li r3,3      | li r3,2      ;
 addi r3,r3,1 | stw r3,0(r2) | stw r3,0(r2) ;
 stw r3,0(r4) | li r4,4      | sync         ;
              | stw r4,0(r2) | lwz r4,0(r2) ;
              | lwz r5,0(r2) |              ;
              | li r6,1      |              ;
              | stw r6,0(r7) |              ;
Observed
    0:r1=1; 1:r1=0; 1:r5=1; 2:r1=0; 2:r4=1;
and 0:r1=1; 1:r1=2; 1:r5=1; 2:r1=0; 2:r4=1;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=0; 2:r4=1;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=3; 2:r4=1;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=4; 2:r4=1;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=0; 2:r4=2;
and 0:r1=1; 1:r1=2; 1:r5=1; 2:r1=0; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=2; 2:r1=0; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=0; 2:r4=2;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=1; 2:r4=2;
and 0:r1=1; 1:r1=0; 1:r5=2; 2:r1=1; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=2; 2:r1=1; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=1; 2:r4=2;
and 0:r1=1; 1:r1=2; 1:r5=4; 2:r1=1; 2:r4=2;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=3; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=2; 2:r1=3; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=3; 2:r4=2;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=4; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=2; 2:r1=4; 2:r4=2;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=4; 2:r4=2;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=0; 2:r4=3;
and 0:r1=1; 1:r1=2; 1:r5=1; 2:r1=0; 2:r4=3;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=0; 2:r4=3;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=1; 2:r4=3;
and 0:r1=1; 1:r1=2; 1:r5=4; 2:r1=1; 2:r4=3;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=0; 2:r4=4;
and 0:r1=1; 1:r1=2; 1:r5=1; 2:r1=0; 2:r4=4;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=0; 2:r4=4;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=1; 2:r4=4;
and 0:r1=1; 1:r1=2; 1:r5=4; 2:r1=1; 2:r4=4;
and 0:r1=1; 1:r1=0; 1:r5=1; 2:r1=3; 2:r4=4;
and 0:r1=1; 1:r1=1; 1:r5=4; 2:r1=3; 2:r4=4;