Test S+PPO532

Executions for behaviour: "1:R0=1 ; x=2"

…

ARM S+PPO532
"Wse DMBdWW Rfe PosRR DpAddrdR DpDatadW PosWR PosRR DpDatadW"
Cycle=Rfe PosRR DpAddrdR DpDatadW PosWR PosRR DpDatadW Wse DMBdWW
Relax=
Safe=Rfe Wse PosWR PosRR DMBdWW DpAddrdR DpDatadW
Prefetch=0:x=F,1:x=W
Orig=Wse DMBdWW Rfe PosRR DpAddrdR DpDatadW PosWR PosRR DpDatadW
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | LDR R1, [%y1]    ;
 DMB           | EOR R2,R1,R1     ;
 MOV R1, #1    | LDR R3, [R2,%z1] ;
 STR R1, [%y0] | EOR R4,R3,R3     ;
               | ADD R4, R4, #1   ;
               | STR R4, [%a1]    ;
               | LDR R5, [%a1]    ;
               | LDR R6, [%a1]    ;
               | EOR R7,R6,R6     ;
               | ADD R7, R7, #1   ;
               | STR R7, [%x1]    ;
Observed
    1:R0=1; x=2;