Test MP+PPO815

Executions for behaviour: "1:R0=1 ; 1:R8=0"

…

ARM MP+PPO815
"Fre DMBdWW Rfe PosRR DpAddrdR DpDatadW PosWR DpAddrdR PosRR"
Cycle=Rfe PosRR DpAddrdR DpDatadW PosWR DpAddrdR PosRR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRR DMBdWW DpAddrdR DpDatadW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRR DpAddrdR DpDatadW PosWR DpAddrdR PosRR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | LDR R1, [%y1]    ;
 DMB           | EOR R2,R1,R1     ;
 MOV R1, #1    | LDR R3, [R2,%z1] ;
 STR R1, [%y0] | EOR R4,R3,R3     ;
               | ADD R4, R4, #1   ;
               | STR R4, [%a1]    ;
               | LDR R5, [%a1]    ;
               | EOR R6,R5,R5     ;
               | LDR R7, [R6,%x1] ;
               | LDR R8, [%x1]    ;
Observed
    1:R0=1; 1:R8=0;