Test MP+dmb+fri-rfi-pos-addr-addr-rfi

Executions for behaviour: "1:R0=0 ; 1:R2=1 ; 1:R3=2 ; 1:R8=1 ; x=2 ; y=1"

Executions for behaviour: "1:R0=1 ; 1:R2=2 ; 1:R3=2 ; 1:R8=1 ; x=2 ; y=2"

Executions for behaviour: "1:R0=1 ; 1:R2=2 ; 1:R3=2 ; 1:R8=2 ; x=2 ; y=2"

ARM MP+dmb+fri-rfi-pos-addr-addr-rfi
"DMBdWW Rfe Fri Rfi PosRR DpAddrdR DpAddrdW Rfi Fre"
Cycle=Rfi Fre DMBdWW Rfe Fri Rfi PosRR DpAddrdR DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMBdWW Rfe Fri Rfi PosRR DpAddrdR DpAddrdW Rfi Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | LDR R0,[%y1]    ;
 STR R0,[%x0] | MOV R1,#2       ;
 DMB          | STR R1,[%y1]    ;
 MOV R1,#1    | LDR R2,[%y1]    ;
 STR R1,[%y0] | LDR R3,[%y1]    ;
              | EOR R4,R3,R3    ;
              | LDR R5,[R4,%z1] ;
              | EOR R6,R5,R5    ;
              | MOV R7,#1       ;
              | STR R7,[R6,%x1] ;
              | LDR R8,[%x1]    ;
Observed
    1:R0=0; 1:R2=1; 1:R3=2; 1:R8=1; x=2; y=1;
and 1:R0=1; 1:R2=2; 1:R3=2; 1:R8=1; x=2; y=2;
and 1:R0=1; 1:R2=2; 1:R3=2; 1:R8=2; x=2; y=2;